Abstract-With the advent of nanometer age in digital circuits, the overshooting time becomes a dominating component of gate delay for CMOS logic gates. Till now, few researches have focused on the overshooting effect of multi-input gate. Therefore, in this paper, an effective model considering the overshooting effect of multi-input gate is presented. The experimental results using 32nm PTM model reflect that the proposed model is accurate within 3.6'Yo error compared with SPICE simulation results.
I. INTRODUCTION
W ith digital integrated circuits entering into nanometer age, the overshooting effect which is induced by input-to-output coupling capacitance strongly affects CMOS gate delay analysis, especially the static timing analysis. For traditional long channel transistors, !he overshooting time is generally ignored because the couplmg capacitance is small and the overshooting effect can usually be neglected [1] . However with the scaling of gate feature sizes, the overshooting time is becoming equal to g�te delay or even larger than that [2] . Therefore, the overshootmg effect should be specially considered during the analysis of gate delay, otherwise the expression of gate delay would be inaccurate.
Traditional models of gate delay have been widely studied.
Alpha-power law MOSFET model is applied to derive closed-form equation for evaluating the propagation delay in [3] . An extension to the delay expression in [3] is presented in [4] to deal with the case of very lightly loaded inverter and/or slow input signals. Anyway neither [3] nor [4] take consideration of the overshooting effect when making gate delay analysis. However, in the submicron range, the second-order effect which includes input slope and input-to-output coupling effect becomes the dominant factor. 
II. MODEL THE OVERSHOOTING EFFECT OF MULTI-INPUT GATE

A. Preliminary
The overshooting time tov is now a key component of gate delay time tD in nanometer regime with the scaling of proc�ss technology. Fig. 1 shows a two-input CMOS NOR gate WhICh takes gate-to-drain coupling capacitance and gate-to-source coupling capacitance into account. Fig. 2 shows the output voltage Vou/ of CMOS NOR gate in the case that V;nl is connected to a falling signal and V;n2 is directly connected to the ground by using CMOS 32 nm PTM model [11] . In Fig. 2 tD is the gate delay time defmed as the time elapses from V;nl=0.5 VDD to Vou,=0.5 VDD• tov is the time while the output voltage is below zero.t, is the time from t=tov to the time when Vou/=50%VDD• tin is the transition time of input signal V;nl. Thus the delay time t D can be expressed as shown below [10] :
(1) load capacitance CL=O.OIpF. The input transition time ti n of Vin 2 is 60ps. In Fig. 3 , both the overshooting time tov and the gate delay time tD decrease with the scaling of process technology. On the contrary, the ratio value tojtD increases from 134.7% in 90nm to 249.0% in 22nm. Additionally, although tojtD will become small with the decrease of ti n. the overshooting time tov still occupies a large proportion of delay time tD.
Therefore the overshooting effect of CMOS NOR gate should be paid much more attention in nanometer regime.
And, modeling the overshooting effect of CMOS NOR gate precisely is needed. shown in Fig. 5 that the linear approximation about drain current of M4 is almost identical as SPICE simulation result.
Then the specific expression of the overshooting time lov is obtained using the method in [10] . Firstly, an initial expression of the overshooting time lov is calculated by the linear approximation about drain current of M4. However the accuracy is not good enough. Then the initial lov is substituted into the 0: -power MOSFET model to get a new drain current of M4, which is at last used to calculate a fmal lov.
For another condition as shown in Fig. 6 , the analysis becomes more complicated because the influence of the coupling capacitance Cgs4 should also be considered. However from 1=lov to 1=1" M4 operates almost in the triode region, and is regarded as an active resistance. Then the NOR gate in Fig. 6 is simplified as shown in Fig. 7 . Through various simulations, we fmd that the overshooting time lov2 of the simplified NOR gate in Fig. 7 is in proportional to the overshooting time lovl of the simplified inverter in Fig. 4 as shown in Fig. 8 . Thus, we can obtain lov2 referring to the value of lovl as shown below:
According to [12] , the gate delay of the simplified NOR gate in Fig. 7 is almost proportional to an inverter shown in Input Signal Transition Time (ps) Fig   Fig. 9 The overshooting time tov of the proposed model and SPICE simulation for CMOS NOR gate (Fig. 4) with respect to various input signal transition times.
transition time lin will be the same too. For the simplified NOR gate in Fig. 7 and the inverter in Fig. 4 , output waveform rise time Ir is also defined as from 1=lov to the point when VoUl=O.5VDD. At the time 1=lov, the output voltage is zero.
As a result, the charge of the load capacitance for the simplified NOR gate and the inverter at 1=lr is the same. Thus during the time I" the load capacitance is charged from 0 to the same charge value. Due to the assumption of small resistance of M4 in Fig. 7 and M3 in Fig. 4 , the currents flowing to the load capacitance of the simplified NOR gate and the inverter during the period of Ir are almost the same. Therefore, the time Ir of the simplified NOR gate and the inverter is almost the same. The overshooting time lov2 of the simplified NOR gate in Fig. 8 is in proportional to the overshooting time lovl of the simplified inverter in Fig. 5 . Fig. 10 The overshooting time tov of the proposed model and SPICE simulation for CMOS NOR gate (Fig. 4) for various gate drivability. Fig. 12 The overshooting time to. of the proposed model and SPICE simulation for CMOS NOR gate (Fig. 7) for various gate drivability.
to various input signal transition times and NMOS width using 32nm PTM model [11] . Here the input signal transition time varies from 40ps to I20ps and the NMOS width Wn varies from 80nm to 800nm with Wp=2Wn and Lp=Ln=40nm.
Simulation results show that the overshooting time tov increases against the input transition time and decreases with the increasing gate size. Moreover, the proposed model estimates that the overshooting time is against a number of input transition time and NMOS width are within 3.60% and 3.09% error respectively.
Meanwhile Fig. 11 and Fig. 12 show the results of the proposed model and SPICE simulation for the NOR gate in Finally, the model of CMOS NOR gate considering the overshooting effect can also be easily extended to CMOS NAND gate according to the same principle.
